Abstract: To implement a multiple output function, one has the option to realise each output with either true logic or complementary logic following with an inverter. In this paper, we propose an efficient algorithm to solve this output phase assignment problem for PLA implementation. Instead of using the double-phase cover minimisation approach, we use a property-checking procedure to estimate the cost of assignments. With the estimated costs, an assignment with minimum cost is chosen. The experimental results show that the proposed algorithm can obtain excellent assignment compared with other approaches.
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Introduction
Owing to the regularity of structure and flexibility of programming, the PLA has become one of the most popular structures for the implementation of logic functions. However, direct implementation of logic functions with a PLA is sometimes wasteful and inefficient owing to a large number of product terms. To optimise the area and performance of a PLA many strategies have been developed [l], such as logic optimisation, partition, folding, etc. Among them, logic optimisation for PLA design has been investigated for many years and most of researches focus on the minimisation of logic functions. Significant works are MINI [2] , EspressoJI [3] , Espresso_MV [4] , etc.
In addition to logic minimisation, another optimisation strategy named output phase assignment was proposed to further improve the performance of PLA. Given a multiple output function, one has the option to realise either true logic or complementary logic following with an inverter. With proper selection of output phase, a significant reduction of hardware cost can be achieved. A PLA with and without phase assignment is shown in Fig.  1 . One can see that both inverting and noninverting buffers are used at the output. With output phase assignment, the number of product terms is reduced by one. Up to now, there are two algorithms that have been reported results of these algorithms have demonstrated the significant improvement to be had by introducing output phase assignment into PLA design. However, in these algorithms, a procedure called double-phase cover minimisation is used as a major operation. For an n-input rn-output function, the double phase cover is an n-input 2m-output function which is generated by adding the complement of an output as a new output. Experiments have shown that the execution time required for doublephase cover minimisation is much longer than the time for original cover minimisation. For some PLAs, doublephase cover minimisation may take more than four times the time required for onset cover minimisation. contains a cubeexamining procedure. The proposed algorithm has been implemented on Sun workstation in C language to demonstrate its performance. Among the benchmarks described in Reference 3, many examples which Sasao's approach [SI fails to perform phase assignment within 50000 seconds are optimised with our algorithm within 3000 seconds. In addition to speed improvement, the total number of product terms after output phase optimisation is also the least in comparison with other algorithms.
Fundamental concepts
Given a n-input m-output logic function one can represent each output function in sum-of-product form. The complement (-) operation of output vector is defined as: -(O) = 1, -(1) = 0. A cover is a set of cubes.
Onset cover F is the set of cubes which set the output to 1. O&t cover R is the set of cubes which set the output to 0. Don't care set cover DC is the set of cubes which can be omitted. Output vector el is said to be contained in output vector e, if for any bit e, = 1 implies the corresponding hit of e2 is also 1, and is denoted as e, i e,. Cube cl is said to be covered by cube c2 if every minterm of cl is contained in cube c2, and this is denoted as cl c c2. Cube cl is said to be covered by cover F if every minterm of c l is contained in cover F, and this is denoted as cl c F. Given a PLA with onset cover F, offset cover R and phase vector U, the onset cover F,,(u) of the PLA with phase assignment is formed as follows (a) In F cover, cubes which contribute to the ith output for some i with ui = 0 are appended to FAO). For these cubes, outputs with respect to ui = 1 are set to 0.
(b) In R cover, cubes which contribute to the ith output for some i with ut = 1 are appended to F,(v). For these cubes, outputs with respect to vi = 0 are set to 0.
Example I: Given minimised onset and offset covers F,, R, of a logic function with four-input three-output, the onset cover Fa of PLA with phase vector v = (1 10) is The initial cost for F,(o = (110)) is 8. After logic minimisation, we know that given a phase vector v the minimum cost t(o,f) < the number of cubes in Fa@). Ef one can find out how the cubes in Fa@) are merged, one may obtain a value close to t(v, f). Taking these approximate numbers as a merit of implementation cost, one can assign the phase of outputs effectively. After investigating the relation between cubes, we summarise two conditions that two cubes can merge into one cube with output phase assigned properly.
(i) If the input parts of two cubes can be reduced to be the same, these cubes can merge.
(ii) If two cubes can merge for a subset of outputs, a phase assignment which excludes outputs outside the subset will make these cubes merge.
Example 2: In Example 1, cube (1212 010) in R, can be reduced to be (1211 010) without affecting the functionality of R,. This cube can merge with cube (1211 001) in F , when phase vector is (010) or (110). Considering another condition, cube (0210 101) and cube (0202 110) in F,,, can merge into (0222 100) with respect to the first output, then for phase vector (011) the two cubes will merge into (0222 100).
These two conditions can be formulated as the following properties: Example 3 : For the PLA given in Example 1, the following pairs of cubes satisfy the described properties: co and d , which satisfy property 1, can merge when phase vector is (010) or (110) c5 and d3 which satisfy property 1, can merge when phase vector is (001) or (101) c6 and d , which satisfy property 1, can merge when phase vector is (Ool), (01 1) or (101) c3 and c, which satisfy property 2, can merge when phase vector is (01 1).
Based on these properties, an algorithm for output phase assignment is proposed and implemented.
is generated. If a DC-set exists, F is recomputed from R and DC to ensure the mutually disjoint property among F, R and DC covers. This restriction is required when minimising the offset cover R. After these preprocessing
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Phase determination algorithm
The flow of the proposed assignment algorithm is shown as follows:
the algorithm, the way that the checking results are recorded is different and depends on the number of outputs.
Minimum cost assignment algorithm
When the number of outputs is small, an integer array phase-wei is allocated to store the estimated cost for each phase vector. previous Section are checked Tor cost estimation. Because the proposed algorith is a heuristic algorithm and intends to improve the speed performance for large PLA, it does not guarantee the best solution. To compromise between optimisation quality and execution time, the procedure for cost estimation and phase assignment is divided into two parts: for small PLA, the algorithm records all phase vectors when estimating the cost. And for large PLA, the algorithm stores the mergiability for each pairs of outputs. When the phase of outputs are determined, the algorithm invokes phase-setup subroutine to generate the onset for the selected phase vector. After minimising the phase assigned PLA, the output phase optimisation procedure is tenninated.
The best way for recording the checking results is to update the estimated cost for each phase vector U.
However, when the number of outputs is large, the number of phase vectors will be unreasonably large. It is impractical to record all possible phase vectors. To compromise between complexity and optimisation quality of The first and second steps calculate the'initial costs for all phase vectors.
Step 3-5 then adjusts the costs according to the checking results. During property checking, a cube is marked if it satisfies any of the three properties. This will restrict each cube to merge with other cubes at most one time. After these five steps, contents of the array phase-wei store the estimated cost for all possible phase vectors. The phase of outputs are assigned according the contents of the array. After constructing the phase-wei array, output phase is assigned based on the value of phase-wei.
Theorem 1 : For any phase vector U of functionf f(u, f) < phase-wei(idex(a))
Proof: After logic minimisation, the minimised cover must contain no redundant cube and every cube is maximised such that no two cubes can merge. Given a PLA and phase vector U, the initial onset cover of PLA with phase assignment is F,(u), the initial value of phase-wei(u) equals to the number of product terms in Fa(u). If two cubes c, d i n F,(u) satisfy any of the properties, then c and d can be replaced with single cube. The number of product terms in F&) is reduced by one, and the value phase-wei(u) is also decreased by one. When all pairs of cubes which satisfy the proposed properties are replaced by related cubes, the number of cubes in the final cover is equal to phase-wei(v). However, if the number of product terms in minimised cover is larger than phase-wei(u), then the minimised cover can be replaced by the newly formed F,,(u). After logic minimisation, the number of product terms must be less than or equal to phase-wei(u). For PLAs with small number of output, the estimated costs for each phase vector are stored in the array phase-wei. With Theorem 1, the value in array phase-wei provides an upper bound for phase assignment cost. The phases vector U with minimum weight is selected as the desired phase.
Example 5 :
For the array phase-wei shown in Example 4, phase-wei(3) is the first one that has minimum value. Therefore, the assigned phase vector is (1, 1, 0) which means that the first and second outputs are in complemented phase, while the third output is in true phase.
Near minimum cost assignment algorithm
When the number of outputs is large it is impractical to record weights for all phase vectors simultaneously. Therefore a near optimum strategy is used. Instead of one-dimensional array for all phase vectors, the algorithm uses a 2m * 2m matrix for storing the mutual relation between outputs. The contents of weight matrix M are formed with the following steps 
B8 Because the matrix is symmetrical, the lower-left contents of matrix are filled as follows:
In these steps, the subtracted value is determined in such a way that the summation of subtracted value is one when two cubes can merge for a given phase vector. After these steps are done for all cubes, the weight matrix M gives the number of product terms for each output and an approximate number of cubes which can be shared between any pair of outputs. Based on this matrix, a near optimum phase determination procedure is applied to assign the phase of outputs. 3-2 sm(3) > sm(6), let uj = 1, the third output is set to be in complementary phase.
With the selected phase assignment (Ool), the final PLA requires seven product terms.
Experimental results
The proposed algorithm has been implemented on Sun 4/260 workstation in C language. Espresso-MV (version 2.3) [4] is used as the minimisation algorithm. The PLAs described in Reference 3 are used for output phase optimisation, and the results are shown in Table 2 , the speed of our algorithm is compared with that of Sasao's approach. Because the execution time of Playground [6] is slower as compared with the execution time for Sasao's approach, only the time for Sasao's approach and our approach are listed in the Table. The column with the heading 'Sasao' represents the time used for Sasao's approach, the column with the heading 'Proposed' represents the time spent with our algorithm, and the column with the heading 'Speedup' represents the value that Sasao's time divided by the pro- Table, one can find that the proposed algorithm is faster than Sasao's approach for many PLAs. The average speedup is about 1.71 , that is about 41 % of time can be saved with our approach. Since those PLAs that Sasao's approach fails to generate phase vector are not included in the Table, the average speedup is underestimated. From experimental results, the time needed for phase assignment procedure is about 13% of total time. To sum up, the proposed algorithm is superior to other algorithms both in speed and optimisation quality.
Conclusions
A new algorithm for output phase optimisation has been proposed and implemented. This algorithm first minimises the onset cover and offset cover individually. With the minimised covers, cubes in both covers are checked if they meet some properties. From the results of checking, the cost for each possible phase assignment is estimated. An output phase with minimum or near minimum estimated cost is chosen as the desired solution. This algorithm has been implemented on a Sun 4/260 workstation in C language. The experimental results demonstrate the excellent performance in speed and optimisation results. On the average, this algorithm can save 41% of execution time comparing with Sasao's approach. Besides this, some large PLAs which conventional algorithms fail to process within reasonable time are optimised with the proposed algorithm. With this algorithm not only is speed improved, but the total number of product terms for 49 PLAs is reduced as compared with other algorithms. 
